Verilog TX-0 simulation and console panel made by Angelo Papenhoff. UT3 is an early debugger/monitor in the DDT style.See project page for more info:https:/...